https://matlab1.com/forum/
All HDL ports must be at a single hierarchical level for HDL code generation
https://matlab1.com/forum/viewtopic.php?t=24561
Page
1
of
1
All HDL ports must be at a single hierarchical level for HDL code generation
Posted:
Fri Mar 12, 2021 5:32 pm
by
mamorani
All HDL ports must be at a single hierarchical level for HDL code generation
validate