There are more than one DSP Builder ports named in the generated HDL. Please examine the Altera subsystem in your mode
Posted: Fri Mar 12, 2021 4:52 pm
There are more than one DSP Builder ports named in the generated HDL. Please examine the Altera subsystem in your model
validate
validate