Port on Model block is a Bus type. This is not supported for a Black Box HDL implementation. Either change the HDL Architecture for the block, or expand the bus to its component signals.
validate