Clock rate pipelining failed in which can be caused by signal logging. Disable logging of signals in the design
validate