The model has a ResetType setting that may be incompatible for DSP mapping in Xilinx boards. Set the ResetType model property to Synchronous to map pipeline registers to DSP
validate