The address ports of each ports bank are driven by the same signal. Possibility of undefined result in the synthesized RAM hardware on write accesses on either or both ports banks


validate