• Delay blocks with bus inputs cannot have non zero Initial condition for HDL code generation

Posted: **Fri Mar 12, 2021 11:48 am**

Delay blocks with bus inputs cannot have non zero Initial condition for HDL code generation

validate