• In order to work with Xilinx System Generator for DSP, "Drive clock enable at" must be set to "Dut base rate"

Posted: **Fri Mar 12, 2021 11:05 am**

In order to work with Xilinx System Generator for DSP, "Drive clock enable at" must be set to "Dut base rate"

matlabhdlcoder