• In order to work with Xilinx System Generator for DSP, clock and clock enable must be named as "clk" and "ce"

Posted: **Fri Mar 12, 2021 11:04 am**

In order to work with Xilinx System Generator for DSP, clock and clock enable must be named as "clk" and "ce"

matlabhdlcoder