Enumerated name introduces conflicting values. Please use unique enum type name and enum value pairs for Verilog code
Posted: Fri Mar 12, 2021 10:04 am
Enumerated name introduces conflicting values. Please use unique enum type name and enum value pairs for Verilog code generation
makehdl
makehdl