• When RAMArchitecture is set to WithoutClockEnable, the testbench InputDataInterval must be 2 or less.

Posted: **Fri Mar 12, 2021 9:56 am**

When RAMArchitecture is set to WithoutClockEnable, the testbench InputDataInterval must be 2 or less.

makehdl