Delay balancing failed because pipeline delays were added inside feedback loops. For all blocks inside the feedback loop, consider setting InputPipeline and OutputPipeline values to 0, and selecting block architectures that do not introduce additional latency. To find these loops, turn on the feedback loop highlighting option in the HDL Configurations Parameters dialog (Global Settings -> Diagnostics tab)
report