The design has registers with no reset, and the Minimize Clock Enable option is turned on. This can cause registers to acquire unintended initial state, and result in numeric differences with the original model after HDL code generation. Ensure that you use valid/enable signals in the design to protect the initial state

optimization