• In order to work with Xilinx System Generator for DSP, "Drive clock enable at" must be set to "Dut base rate

Posted: **Wed Mar 10, 2021 11:29 pm**

In order to work with Xilinx System Generator for DSP, "Drive clock enable at" must be set to "Dut base rate

matlabhdlcoder