Enumerated name ' ' introduces conflicting values. Please use unique enum type name and enum value pairs for Verilog cod
Posted: Wed Mar 10, 2021 10:38 pm
Enumerated name ' ' introduces conflicting values. Please use unique enum type name and enum value pairs for Verilog code generation
makehdl
makehdl