Trigger as clock mode requires synchronization registers for each input data signal to a triggered subsystem. Subsystem does not have a register outside the subsystem on signal . To correct this, add a unit delay on the signal


makehdl