You can generate synthesizable VHDL and Verilog code along with test benches from fixed-point filters. Go to the ''Targets'' menu and select ''Generate HDL


fdatooltip