This is a multi-rate system and the model is configured with the 'Configuration Parameters' > 'Solver' > 'Treat each discrete rate as a separate task' option selected. Multitasking is not appropriate for the target hardware device type: ''ASIC/FPGA''. Consider clearing this option, or changing the Hardware Implementation settings




engine