Enumerated name ' ' introduces conflicting values. Please use unique enum type name and enum value pairs for Verilog code generation
makehdl
Enumerated name ' ' introduces conflicting values. Please use unique enum type name and enum value pairs for Verilog cod
Who is online
Users browsing this forum: No registered users and 18 guests