Enumerated name ' ' introduces conflicting values. Please use unique enum type name and enum value pairs for Verilog cod

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:

Enumerated name ' ' introduces conflicting values. Please use unique enum type name and enum value pairs for Verilog cod

Post by mamorani »

Enumerated name ' ' introduces conflicting values. Please use unique enum type name and enum value pairs for Verilog code generation


makehdl
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 18 guests