The address ports of each ports bank are driven by the same signal. Possibility of undefined result in the synthesized R

Post Reply
mamorani
Posts: 8800
Joined: Thu Feb 25, 2021 6:50 pm
Contact:

The address ports of each ports bank are driven by the same signal. Possibility of undefined result in the synthesized R

Post by mamorani »

The address ports of each ports bank are driven by the same signal. Possibility of undefined result in the synthesized RAM hardware on write accesses on either or both ports banks


hdlsllib
Post Reply

Return to “Signal Processing”

Who is online

Users browsing this forum: No registered users and 16 guests