Signal Processing

New Topic

3049 topics

Page 88 of 122
- Jump to page:
Previous
1
…
86
87
88
89
90
…
122
Next

Topics

Replies

Views

Last post

The delay block with vector input cannot be optimized, because the delay length is greater than one, and the initial con

Last post by mamorani « Wed Mar 10, 2021 11:50 pm

by mamorani » Wed Mar 10, 2021 11:50 pm

0 Replies

300 Views

Last post by mamorani
Wed Mar 10, 2021 11:50 pm
The enabled or resettable delay block cannot be optimized, because the delay length is greater than one, and the initial

Last post by mamorani « Wed Mar 10, 2021 11:50 pm

by mamorani » Wed Mar 10, 2021 11:50 pm

0 Replies

283 Views

Last post by mamorani
Wed Mar 10, 2021 11:50 pm
The delay block cannot be optimized because the delay length is larger than

Last post by mamorani « Wed Mar 10, 2021 11:50 pm

by mamorani » Wed Mar 10, 2021 11:50 pm

0 Replies

280 Views

Last post by mamorani
Wed Mar 10, 2021 11:50 pm
hdlcoder.optimizeDesign cannot proceed, because the original design fails to do delay balancing:

Last post by mamorani « Wed Mar 10, 2021 11:49 pm

by mamorani » Wed Mar 10, 2021 11:49 pm

0 Replies

297 Views

Last post by mamorani
Wed Mar 10, 2021 11:49 pm
This signal is in an atomic subsystem instantiated multiple times

Last post by mamorani « Wed Mar 10, 2021 11:49 pm

by mamorani » Wed Mar 10, 2021 11:49 pm

0 Replies

274 Views

Last post by mamorani
Wed Mar 10, 2021 11:49 pm
All this signal's receivers are either delays or top level output ports

Last post by mamorani « Wed Mar 10, 2021 11:49 pm

by mamorani » Wed Mar 10, 2021 11:49 pm

0 Replies

265 Views

Last post by mamorani
Wed Mar 10, 2021 11:49 pm
This signal's driver is either a delay or a top level input port

Last post by mamorani « Wed Mar 10, 2021 11:48 pm

by mamorani » Wed Mar 10, 2021 11:48 pm

0 Replies

244 Views

Last post by mamorani
Wed Mar 10, 2021 11:48 pm
Pipelines requested exceed clock-rate pipelining budget. To raise the budget, increase OverSampling.

Last post by mamorani « Wed Mar 10, 2021 11:48 pm

by mamorani » Wed Mar 10, 2021 11:48 pm

0 Replies

242 Views

Last post by mamorani
Wed Mar 10, 2021 11:48 pm
Because sets on ConstrainedOutputPipeline, hdlcoder.optimizeDesign may result in sub-optimal result. It is recommended

Last post by mamorani « Wed Mar 10, 2021 11:48 pm

by mamorani » Wed Mar 10, 2021 11:48 pm

0 Replies

266 Views

Last post by mamorani
Wed Mar 10, 2021 11:48 pm
Cannot regenerate code with saved data, because either the model or HDL Coder has changed.

Last post by mamorani « Wed Mar 10, 2021 11:47 pm

by mamorani » Wed Mar 10, 2021 11:47 pm

0 Replies

251 Views

Last post by mamorani
Wed Mar 10, 2021 11:47 pm
Cannot restore working directory from because it does not contain The resumption directory may have been corrupted. Ple

Last post by mamorani « Wed Mar 10, 2021 11:47 pm

by mamorani » Wed Mar 10, 2021 11:47 pm

0 Replies

244 Views

Last post by mamorani
Wed Mar 10, 2021 11:47 pm
Cannot restore from because HDL Coder version has changed.\nCurrent version:\n The resumption point was generated by:

Last post by mamorani « Wed Mar 10, 2021 11:46 pm

by mamorani » Wed Mar 10, 2021 11:46 pm

0 Replies

244 Views

Last post by mamorani
Wed Mar 10, 2021 11:46 pm
Delay cannot be inserted in this signal, because

Last post by mamorani « Wed Mar 10, 2021 11:46 pm

by mamorani » Wed Mar 10, 2021 11:46 pm

0 Replies

242 Views

Last post by mamorani
Wed Mar 10, 2021 11:46 pm
The following critical path data may not be accurate because of the following reasons

Last post by mamorani « Wed Mar 10, 2021 11:45 pm

by mamorani » Wed Mar 10, 2021 11:45 pm

0 Replies

264 Views

Last post by mamorani
Wed Mar 10, 2021 11:45 pm
We found a fake combinational loop in your design while working on High-level critical path. Turning off Critical path e

Last post by mamorani « Wed Mar 10, 2021 11:45 pm

by mamorani » Wed Mar 10, 2021 11:45 pm

0 Replies

238 Views

Last post by mamorani
Wed Mar 10, 2021 11:45 pm
hdlcoder.optimizeDesign does not support designs containing subsystems of BlackBox architecture. The following subsystem

Last post by mamorani « Wed Mar 10, 2021 11:45 pm

by mamorani » Wed Mar 10, 2021 11:45 pm

0 Replies

228 Views

Last post by mamorani
Wed Mar 10, 2021 11:45 pm
The adaptive pipelining setting is disabled, but the block introduced adaptive pipelines. The chosen settings for this

Last post by mamorani « Wed Mar 10, 2021 11:44 pm

by mamorani » Wed Mar 10, 2021 11:44 pm

0 Replies

235 Views

Last post by mamorani
Wed Mar 10, 2021 11:44 pm
Block ' does not support cascade architecture for matrix inputs. To generate HDL code, switch to Tree or Linear archite

Last post by mamorani « Wed Mar 10, 2021 11:42 pm

by mamorani » Wed Mar 10, 2021 11:42 pm

0 Replies

299 Views

Last post by mamorani
Wed Mar 10, 2021 11:42 pm
Block does not support matrix types on its ports for HDL code generation.

Last post by mamorani « Wed Mar 10, 2021 11:41 pm

by mamorani » Wed Mar 10, 2021 11:41 pm

0 Replies

266 Views

Last post by mamorani
Wed Mar 10, 2021 11:41 pm
Matrix support is limited to a maximum of 2 dimensions for HDL code generation

Last post by mamorani « Wed Mar 10, 2021 11:41 pm

by mamorani » Wed Mar 10, 2021 11:41 pm

0 Replies

237 Views

Last post by mamorani
Wed Mar 10, 2021 11:41 pm
Top level record port ' ' contains field ' of matrix type, which is not supported for HDL code generation.<

Last post by mamorani « Wed Mar 10, 2021 11:40 pm

by mamorani » Wed Mar 10, 2021 11:40 pm

0 Replies

236 Views

Last post by mamorani
Wed Mar 10, 2021 11:40 pm
Matrix multiplication is only supported for 2 inputs

Last post by mamorani « Wed Mar 10, 2021 11:40 pm

by mamorani » Wed Mar 10, 2021 11:40 pm

0 Replies

244 Views

Last post by mamorani
Wed Mar 10, 2021 11:40 pm
Matrix addition is only supported for 2 inputs.

Last post by mamorani « Wed Mar 10, 2021 11:39 pm

by mamorani » Wed Mar 10, 2021 11:39 pm

0 Replies

261 Views

Last post by mamorani
Wed Mar 10, 2021 11:39 pm
Constant block ''Logic Value'' HDL architecture does not support matrix typed signals

Last post by mamorani « Wed Mar 10, 2021 11:39 pm

by mamorani » Wed Mar 10, 2021 11:39 pm

0 Replies

218 Views

Last post by mamorani
Wed Mar 10, 2021 11:39 pm
Matrix signals are not supported by Delay block in frame mode.

Last post by mamorani « Wed Mar 10, 2021 11:39 pm

by mamorani » Wed Mar 10, 2021 11:39 pm

0 Replies

240 Views

Last post by mamorani
Wed Mar 10, 2021 11:39 pm

New Topic

3049 topics

Page 88 of 122
- Jump to page:
Previous
1
…
86
87
88
89
90
…
122
Next

Return to Board Index

Who is online

Users browsing this forum: No registered users and 1 guest

Forum permissions

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum